

## Blue LED Local Dimming Light Module


### 1. Features

- Supply Voltage  
VCC 2.7V ~ 3.6V
- Flexible BLU Sizing Support  
Max. Tx Port No.: 2
- Support Hybrid LED Driving Scheme  
PM (Scan Mode)  
AM (Direct Driving)
- Programmable Tx Port Output Skew Control  
Dedicated Setting for Each Tx Port
- VSYNC Support  
Direct Driving Mode: 60 ~ 240Hz
- SPI Interface  
Max Speed: 16MHz
- VLED Adjustable (FB\_VDAC)  
VDAC Output Range: 0.2V ~ AVDD-0.2V  
Resolution: 12-bit
- Light Plate Diagnosis (INT\_B):  
Addressing Failure  
Over Temperature Assertion  
LED Open/Short Occurrence  
Checksum Error for SPI I/F
- BIST Function (BIST\_EN):
- Driving current range, (0.5~5mA), (1.0~10mA), (2.0~20mA) and (3.0~30mA)
- Individual 7 bit I-DAC for each I-sink
- 0.4V saturation voltage @25mA for each I- sink
- 12-Bit true brightness control resolution with PWM dimming at 3840Hz (without dither)
- PWM output frequency support (direct driving mode): 60/120/144/240/480/960/1920/3840 Hz
- PWM output frequency accuracy: +/-2%
- DC I-sink accuracy: +/-2%
- Dimming mode control scheme  
-PWM - 12 bits
- Local dimming zone: 56 zones
- Light module thickness < 0.4mm

### 2. Application

- LED FALD backlight system

### 3. Pin Outline (TOP VIEW)







### 4. Pin Description

I: Input, O: Output, I/O: both Input and Output, AI: Analog Input, AO: Analog Output, P: Power

Pin Name	Type	Description
BIST_EN	I	BIST mode enable
VLED	I	3.3V Power Supply
VSS	Ground	Ground
VCC	Power	3.3V Power Supply
NRST	I	Reset control, low active
INT_B	OD	Interrupt indicator, active low
SPI_SS	I	Chip select
SPI_CLK	I	Clock
SPI_MISO	I	Master input pin from slave
FB_VDAC	AO	DAC output for VLED control
SPI_MOSI	O	Master output to slave
VSYNC	I	Frame synchronization
UART_Tx	I	Tx port for UART
UART_Rx	I/O	Rx port for UART
VSS	Ground	Ground
SMT_EN3	I	Test Mode 3
SMT_EN2	I	Test Mode 2
SMT_EN1	I	Test Mode 1
ENG_En	I	Engineering mode enable

## 5.Light module dimensions



Detail A

1. General Tolerance : ±0.2mm
2. FPC Pad Tolerance : ±0.02mm
3. OC T=0.25mm

## 6. Absolute Maximum Ratings

Description	Spec
DC Power Supply, VDD-VSS	-0.3V to 4V
Variations between different power pins, VDDx - VDD	50mV
Allowed voltage difference for VDD and AVDD, VDD - AVDD	50mV
Variations between different ground pins, VSSx - VSS	50mV
Allowed voltage difference for VSS and AVSS, VSS - AVSS	50mV
Maximum current into VDD	150mA
Maximum current out of VSS	100mA
Maximum current sunk by a I/O Pin	20mA
Maximum current sourced by a I/O Pin	20mA
Operating ambient temperature range	-40°C to 105°C
Operating junction temperature range	-40°C to 125°C
Storage temperature range	-65°C to 150°C
ESD, Human Body Model (HBM)	2kV
ESD, Charge Device Model (CDM)	200V
Latch-Up	400mA

## 7. Optical-Electrical Specifications

(V<sub>DD</sub>=3.3V, T<sub>A</sub>=25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
<b>System Supply</b>						
Input Supply Voltage	VDD = AVDD		2.7		3.6	V
Active Current	IDD	Normal Operation @72MHz	-	-	24	mA
Suspend Current	IDDS	BL_En = 1, PWD_En = 1		3.5		mA
Power Down Current	IPD	BL_En = 0		1.7		mA
<b>IO Voltage Level</b>						
Logic Input Low Level	VIL		0	-	0.3 V <sub>DD</sub>	V
Logic Input High Level	VIH		0.7 V <sub>DD</sub>	-	V <sub>DD</sub>	
Hysteresis Voltage	V <sub>hy</sub>			0.2 V <sub>DD</sub>		V
Input Leakage Current			-1		1	uA
Pull up Resistor	RPU	VDD=3.6V		38		kΩ
Source Current	ISour	VDD=3.3V, Vin=(VDD-0.4V)		10		mA
Sink Current	ISink	VDD=3.3V, Vin=0.4V		9		mA

I/O pin capacitance	Cio			5		pF
NRST pin filtered time	tFR1			32		uS
<b>Blue LED light module</b>						
LED Active Area				X=28.170 Y=32.302		mm
Luminous Intensity	Po	I <sub>LED</sub> =2mA		2016		mw
LED Pitch_X	LED_Px	Center to Center		1.1735		mm
LED Pitch_Y	LED_Py	Center to Center		1.5380		mm
Light Module Thickness	t			0.4		mm
Local Dimming Zone				56		zone
LED Count. Per Zone				9		ea
Single Zone Dimension				X=3.521 Y=4.615		mm
Dominant Wavelength	λ			450		nm

## 8.SPI Dynamic Characteristics

Symbol	Parameter	Min	Typ	Max	Units
<b>SPI SLAVE MODE (VDD = 2.7~3.6V, 30 PF LOADING CAPACITOR)</b>					
t <sub>CLKH</sub>	Clock output High time [*1]			T <sub>SPICLK</sub> / 2	ns
t <sub>CLKL</sub>	Clock output Low time [*1]			T <sub>SPICLK</sub> / 2	ns
t <sub>SS</sub>	Slave select setup time	1 T <sub>SPICLK</sub> + 2ns	-	-	ns
t <sub>SH</sub>	Slave select hold time	1 T <sub>SPICLK</sub>	-	-	ns
t <sub>DS</sub>	Data input setup time	1.5	-	-	ns
t <sub>DH</sub>	Data input hold time	3.5	-	-	ns
t <sub>v</sub>	Data output valid time	-	-	17.5	ns

**Note:**  
1. The minimum clock period for SPICLK is 62.5 ns (16 MHz).

